JPH0378779B2 - - Google Patents
Info
- Publication number
- JPH0378779B2 JPH0378779B2 JP60033763A JP3376385A JPH0378779B2 JP H0378779 B2 JPH0378779 B2 JP H0378779B2 JP 60033763 A JP60033763 A JP 60033763A JP 3376385 A JP3376385 A JP 3376385A JP H0378779 B2 JPH0378779 B2 JP H0378779B2
- Authority
- JP
- Japan
- Prior art keywords
- resin
- support plate
- pair
- main surface
- protrusion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60033763A JPS61193460A (ja) | 1985-02-22 | 1985-02-22 | 樹脂封止型半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60033763A JPS61193460A (ja) | 1985-02-22 | 1985-02-22 | 樹脂封止型半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61193460A JPS61193460A (ja) | 1986-08-27 |
JPH0378779B2 true JPH0378779B2 (en]) | 1991-12-16 |
Family
ID=12395470
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60033763A Granted JPS61193460A (ja) | 1985-02-22 | 1985-02-22 | 樹脂封止型半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61193460A (en]) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5018003A (en) * | 1988-10-20 | 1991-05-21 | Mitsubishi Denki Kabushiki Kaisha | Lead frame and semiconductor device |
US5945130A (en) * | 1994-11-15 | 1999-08-31 | Vlt Corporation | Apparatus for circuit encapsulation |
US5728600A (en) * | 1994-11-15 | 1998-03-17 | Vlt Corporation | Circuit encapsulation process |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5980951A (ja) * | 1983-08-24 | 1984-05-10 | Hitachi Ltd | レジンモ−ルド電子部品 |
-
1985
- 1985-02-22 JP JP60033763A patent/JPS61193460A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61193460A (ja) | 1986-08-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4012765A (en) | Lead frame for plastic encapsulated semiconductor assemblies | |
JPH0378779B2 (en]) | ||
JPH01158756A (ja) | 樹脂封止型半導体装置の製造方法 | |
JPH0328067B2 (en]) | ||
US7084003B2 (en) | Method for manufacturing semiconductor device packages | |
JPS62128721A (ja) | 樹脂成形方法 | |
JPH0213462B2 (en]) | ||
JPH0244147B2 (en]) | ||
JP2525555Y2 (ja) | 樹脂封止型半導体装置用リードフレーム組立体 | |
JP2585771B2 (ja) | 半導体装置の製造方法 | |
JP2817815B2 (ja) | 樹脂封止型電子部品の製造方法 | |
WO2022259395A1 (ja) | 半導体製造装置および半導体装置の製造方法 | |
JP3813680B2 (ja) | 半導体装置の製造方法 | |
JPS6340351A (ja) | リ−ドフレ−ム | |
JPH0210572B2 (en]) | ||
JPH0730016A (ja) | 放熱板付き半導体装置及びその製造方法 | |
JP2917556B2 (ja) | 絶縁物封止型電子部品の製造方法 | |
JPH065687B2 (ja) | 樹脂封止型半導体装置の製造方法 | |
JPH0831489B2 (ja) | 樹脂封止型電気部品の製造方法 | |
JPH0126110Y2 (en]) | ||
JPH0213461B2 (en]) | ||
KR200289924Y1 (ko) | 리드프레임 | |
JPS647496B2 (en]) | ||
JPH0521648A (ja) | 半導体装置 | |
JPH0566016B2 (en]) |